The negative bias stress normally yields a negative threshold voltage shift of the thin film transistors due to the additional positive charges trapped in the gate dielectrics or at channel/gate insulator interface. However, a positive threshold voltage shift of the device with the post InGaZnO deposition annealing at 400 • C is observed in our devices. The Na + incorporation from Mo gate into the gate dielectric after 400 • C annealing is responsible for this abnormal threshold voltage shift. The movement of Na + ions toward the gate electrode by the negative gate bias decreases the distance between the gate electrode and the Na + ions. Therefore, the voltage drop between the gate electrode and the Na + ions reduces, and a corresponding positive threshold voltage shift is observed. Inserting a SiN x layer between the SiO x gate insulator and the Mo gate electrode can reduce the Na + mobility, and thus a normal negative threshold voltage shift resumes.
I. INTRODUCTION
Recently, amorphous InGaZnO (a-IGZO) thin-film transistor (TFT) has attracted attention due to its potential of meeting the requirements of next generation display including high resolution, high flam rate, large display size, and low power consumption [1] - [3] . The large bandgap (3.2eV) of a-IGZO yields extremely low off-state current [4] . Owing to the ionic bonding characteristics, electrons in a-IGZO transport through the s orbital of heavy metal cations, leading to high mobility (>10 cm 2 /V-s) [5] as compared with conventional amorphous silicon. In addition, a-IGZO TFTs have the merit of applicability for the low-temperature process, excellent larger-area uniformity, and good transparency to visible light [6] - [8] .
As a result, a-IGZO TFTs are an attractive alternative for applications in Internet of things [9] and mobile devices [4] . However, the high density of defect states in a-IGZO causes device instability [10] . a-IGZO TFTs reportedly suffer from positive threshold voltage (V T ) shift after positive bias stress (PBS) [11] - [13] , negative V T shift after negative bias stress (NBS) [12] , [13] , and severely negative V T shift after negative bias illumination stress (NBIS) [14] . Therefore, the reliability improvement of a-IGZO TFTs is critical for display applications. High temperature post a-IGZO deposition annealing (PDA) is found to improve device performance and reliability [15] - [17] . Nevertheless, a-IGZO is sensitive to PDA conditions such as annealing temperature and surrounding environment [18] - [20] . In this work, the V T instability of a-IGZO TFTs after NBS was investigated for different PDA temperatures. The device with 400 • C annealing temperature has abnormally positive V T shift behavior after NBS, while 350 • C annealing reveals the normal negative V T shift. 
II. EXPERIMENT
Our device structure is schematically shown in Fig. 1 
III. RESULT AND DISCUSSION
The transfer characteristics of devices with different PDA temperatures after NBS were shown in Fig. 2 (a) and (b). The devices were stressed at the condition of V GS = −20V with source and drain grounded, and the V T was defined as I D equals to 10 −9 A at V DS = 10V. The V T of the device with 350 • C PDA slightly shifted negatively after NBS, while the V T of the device with 400 • C PDA shifted positively. The V T shifts of devices versus stressing time are summarized in Fig. 2(c) .
The slightly negative V T shift [ Fig. 2(a) ] of the a-IGZO TFT after NBS without prebias was mainly attributed to the hole-trapping in the gate insulator [13] or at the a-IGZO/gate insulator interface [12] , [17] . The trapped holes in the gate insulatoror at the a-IGZO/gate insulator interface produce a negative voltage drop at the gate electrode, as described by
where Q trap is the charge of trapped holes per unit area, and C ox is the capacitance of SiO x gate insulator. As the trapped holes increase, the V T shifts to the negative direction. However, the abnormally negative V T shift of the device with 400 • C PDA after NBS was due to the motion of mobile Na + in the gate insulator. Fig. 3 shows the second ion mass spectroscopy (SIMS) of Na + near the SiO x /Mo gate electrode interface. It is shown that Mo electrode has the Na + concentration of ∼1×10 15 cm −3 , which is believed to be the source of Na + in the gate insulator. The origin of Na + 354 VOLUME 4, NO. 5, SEPTEMBER 2016 Fig. 4(a) ] have larger negative V T shift than that the fresh devices [ Fig. 2(a) ] due to additional electrons detrapped from SiO x into IGZO. Fig. 5 shows the band diagram to illustrate the Na + effect. During the prebias period, Na + near the SiO x /Mo gate electrode interface drifts toward the a-IGZO channel [ Fig. 5(a) ]. When negative bias is applied at the Mo gate, Na + moves toward the gate electrode. As the distance between Na + and negative image charges decreases, the negative voltage drop at the gate electrode decreases [ Fig. 5 (b) ], which "effectively" shifts the V T to the positive direction, as shown in (2) V
where Q Na is the charge of Na + per unit area, ε ox is the permittivity of SiO x gate insulator, and d is the distance between Na + ions and the Mo gate electrode. The more positive V T shift of 400 • C PDA TFT with prebias after NBS [ Fig. 4(b) ] compared to the shift without prebias [ Fig. 2(b) ] is due to the large movement of Na + toward gate electrode. Note that the positive prebias voltage pushed Na + close to the channel side in SiO x dielectrics, initially. For the device with 350 • C PDA, the mechanism of hole-trapping was more dominant than the movement of Na + due to the low concentration of Na + , and this leads to the negative V T shift. In order to reduce the impact of Na + movement, a 50nm SiN x layer was inserted between the SiO x insulator and the Mo gate electrode, and the V T shift after NBS with prebias recovered to negative direction [ Fig. 6(a) ]. Fig. 6(b) shows the SIMS of 400 • C PDA devices with and without SiN x layer. The peak concentration of Na + near SiO x and SiN x interface of the device with SiN x layer are smaller than near SiO x and Mo interface of the device without SiN x layer. On the other hand, the Na + trapped in SiN x has low mobility and relatively low movement during NBS [22] , [23] . Therefore, the effectively positive voltage shift caused by Na + movement is suppressed, and the hole-trapping in the gate insulator and/or at gate insulator/a-IGZO interface during NBS are responsible for the negative V T shift.
IV. CONCLUSION
In summary, the sodium effect on V T instability of a-IGZO TFTs for various PDA temperatures was investigated. VOLUME 4, NO. 5, SEPTEMBER 2016 355
As compared with 350 • C PDA device, the abnormally positive V T shift of 400 • C PDA device was observed due to the sodium during NBS. The insertion of SiN x layer between the SiO x and the Mo can mitigate the sodium movement in gate insulator due to the low mobility of Na + in SiN x , and thus improves the reliability of 400 • C PDA device.
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